780-785.2005. [3] Yih Wang et al, ”A 1.1 GHz 12 _A/Mb-Leakage SRAM Design in 65 nm Ultra-Low-Power CMOS Technology With Integrated Leakage Reduction for Mobile Applications”, IEEE J. Solid-State ...
ARM offers an array of silicon proven SRAM, Register File and ROM memory compilers for all types of SoC designs ranging from performance critical to cost sensitive and low power applications. As part ...
To address this issue, our paper presents a novel mixed CMOS cell memory design that balances performance, area, and energy efficiency for AI memory by combining SRAM and eDRAM cells. We consider the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results